A dual floating point coprocessor with an FMAC architecture | IEEE Conference Publication | IEEE Xplore