A high speed, segmented, SRAM based FPGA architecture for the masses | IEEE Conference Publication | IEEE Xplore