Optimization of silicon detector layout and associated front-end electronics for timing performance of a silicon PET through simulation | IEEE Conference Publication | IEEE Xplore