Linear pocket profile based threshold voltage model for Sub-100 nm n-MOSFET incorporating substrate and drain bias effects | IEEE Conference Publication | IEEE Xplore