Challenges in fielding 'planned standards'

It is suggested that standards are primarily motivated by economics and that VHDL (VHSIC description language) is no different in this respect. An analysis of the rationale for the introduction of standards such as VHDL is explored in terms of economic impact on the community as well as methods and challenges involved in the introduction of the standard into the community.<
>