Chip-to-Chip Interconnects Using Integrated Antennas

In this work we have investigated the possibility to use parts of the CMOS integrated circuit ground planes as antennas for wireless chip-to-chip interconnects. Exemplary antenna configurations have been simulated. The interference between the digital circuit and the antenna has been investigated. Scaled models have been manufactured and measured in order to validate the simulation data.