A dual-ported variable-way L1 D-cache design for high performance embedded DSP | IEEE Conference Publication | IEEE Xplore