On the effective use of a cache memory simulator in a computer architecture course | IEEE Journals & Magazine | IEEE Xplore