An IEEE Compliant Floating-Point Adder with the Deeply Pipelining Paradigm on FPGAs | IEEE Conference Publication | IEEE Xplore