A spatial computing architecture for implementing computational circuits | IEEE Conference Publication | IEEE Xplore