Experimental methodology for power characterization of FPGAs

This paper presents an experimental methodology for power characterization of FPGAs. The approach provides a good trade-off among characterization time, cost and accuracy. Our solution is based on the use of an embedded power integrator built upon a low cost controller that provides accumulated power data over fixed time periods. Experimental results have shown suitability of the proposed methodology for different power characterization scenarios.