Development of fast 3d parasitic extraction using hierarchical method for integrated circuits and packages

Fast and accurate 3D parasitic extraction is very important in design and verification of very large scale integration (VLSI) circuits and electronic packages. In this paper, we review our research in the parasitic extraction using preconditioned hierarchical method, which is a significant improvement over existing methods.