3D integrated scalable focal-plane processor array

The ASIC implementation of a 64times64 sized mixed-signal cellular visual microprocessor architecture with digital processors is described. Measurement results are shown. The architecture is composed of a regular photosensor readout circuit array, prepared for 3D sensor integration, an array of identical SIMD processing elements, and central program scheduler. The processing architecture supports cluster formation of differently parameterized arrays.