An ECL 4K-Bit Bipolar RAM with an Effective Access Time of 2.5NS and On-Chip Address Latches

The major objective for a buffer memory system using bipolar RAM chips is to achieve higher speed at the system level, while maintaining high speed, low power and small size at the chip level.