N- and P-Well Optimization for High Speed N-Epitaxy CMOS Circuits | IEEE Conference Publication | IEEE Xplore