High Speed CMOS Structure with Optimized Gate Work Function | IEEE Conference Publication | IEEE Xplore