A High Performance 1μm CMOS Process for VLSI Applications

Feature sizes on circuits for logic and memory applications are rapidly approaching the one micron level. We have developed a lμm CMOS process that uses only seven photolithography steps (including protective overcoat) and has sheet resistivities of less than 1 ohm/sq. for both moat and gate interconnects.