A Low-Power and SEU-Tolerant Switch Architecture for Network on Chips | IEEE Conference Publication | IEEE Xplore