A 10b 200MS/s pipelined folding ADC with offset calibration

A 10b 200MS/s folding ADC is implemented with a cascaded folding factor of 4×5 to reduce the number of comparators. A simple offset calibration is developed to avoid the complex calibration loops, improving the settling behavior of the ADC. After calibration, the measured INL is enhanced from +8/−4.5LSB to +1.4/−1.5LSB while the SNDR performance is improved from 43.9dB to 54.1dB at input frequency of 10.1MHz. Fabricated in 035/0.13μm CMOS, the ADC occupies an area of 0.45mm
²
. The analog and digital circuits dissipate 285mW at 3.3V and 1mW at 1.2V power supply, respectively.