Layout guidelines for optimized ESD protection diodes

In this work, various layout options for ESD diodes' PN junction geometry and metal routing are investigated. The current compression point (I
_CP
) is introduced to define the maximum current handling capability of ESD protection devices. The figures-of-merit I
_CP
/C and R
_ON
*C are used to compare the performance of the structures investigated herein.