Modeling and Test of Nanostructure Fabricated on 160 nm Thin SOI Wafer for In-Ic Integration | IEEE Conference Publication | IEEE Xplore