Optimizing Logarithmic Arithmetic on FPGAs | IEEE Conference Publication | IEEE Xplore