System Level Optimization of Static Power Consumption in Nano-CMOS Circuits

Recent design techniques reducing leakage currents at all levels of abstraction are presented. Leakage reduction techniques can be divided by their applicability and the abstraction level into 3 main classes [1]: improved devices, trade off techniques, and leakage management. This work will detail on each of these classes.