A 1V 18GHz Clock Generator in a 65nm PD-SOI Technology

Two PLLs were designed using current-steering interpolating ring oscillators. The regular-V, PLL demonstrates a 3.2times lock range and a maximum frequency of 24.6GHz with 1.28ps
_rms
jitter at 1V. The high-V, PLL exhibits a 3.5times lock range at 6% lower frequency. The 0.18mm
²
PLLs consume 16mW of power from 1V and are fabricated in a PD-SOI 65nm technology