The concept of superprocesses for high-level synthesis and their VHDL modelling | IEEE Conference Publication | IEEE Xplore