Combinatorial Analysis of Multi-Terminal Devices

Procedures are described for identifying, coding, and enumerating distinguishable subnetwork configurations available from a z-terminal parent network. The number of subnetworks with x terminals and y ports are evaluated for representative values of x, y, and z. Constraints imposed by the symmetry of the device structure are analyzed and results applied to multiterminal devices employed in the design of integrated circuits.