Development of a Universal Networked Timer at NSTX

A new Timing and Synchronization System component, the Universal Networked Timer (UNT), is under development at the National Spherical Torus Experiment (NSTX). The UNT is a second generation multifunction timing device that emulates the timing functionality and electrical interfaces originally provided by various CAMAC modules. The UNT features Field Programmable Gate Array (FPGA) technology which allows each of its eight channels to be dynamically programmed to emulate a specific type of CAMAC module. The timer is compatible with the existing NSTX clock system but will also support a (future) clock system with extended performance. To assist system designers and collaborators, software will be written to integrate the UNT with EPICS, MDSplus, and LabVIEW. This paper will describe the timing capabilities, hardware design, programming/software support, and the current status of the Universal Networked Timer at NSTX