Logic synthesis for reliability: an early start to controlling electromigration and hot-carrier effects

Designing reliable CMOS chips involves careful circuit design, with attention directed to some of the potential reliability problems such as electromigration and hot-carrier effects. This paper considers logic synthesis to optimize, early in the design phase, against electromigration and hot-carrier degradation. The electromigration and hot-carrier effects are estimated at the gate level using signal activity measure (average number of transitions at circuit nodes). Results on MCNC synthesis benchmarks show that logic can be synthesized to optimize for higher reliability and lower silicon area. A minimum-area circuit is usually not associated with highest reliability.<
>