Integrated VLSI layout compaction and wire balancing on a shared memory multiprocessor: evaluation of a parallel algorithm | IEEE Conference Publication | IEEE Xplore