A Verilog-based computer engineering course and laboratory

This paper presents a summary of design experiences with the Verilog HDL for a senior class and laboratory in computer engineering. Specifically, a set of laboratory exercises are described which introduce students to the HDL design philosophy and prepare the student for a microprocessor design project which completes the course. Additionally, a framework for integrating this course within a traditional digital sequence is given.<
>