A new multihit digital TDC implemented in a gallium arsenide ASIC

A monolithic multi-hit digital TDC (time-to-digital converter) has been developed for the DUMAND II experiment. This TDC has a 27 channel pipelined architecture, with a 1ns least count. An overview of the performance requirements and implementation in a GaAs gate array is described here.<
>