Pipeline control for a single cycle VLSI implementation of a complex instruction set computer

A description is given of the pipeline control techniques used in the NexGen processor. This processor implements a complex-instruction-set architecture which supports OS/2 applications. The processor achieves single-cycle execution of most instructions, and has numerous hardware accelerators which minimize pipeline penalties and reduce cycle counts for complex instructions.<
>