An integrated neural network incorporating a novel synapse design

A VLSI implementation of an Artificial Neural Network using a single n-channel MOS transistor per synapse is investigated. The simplicity of the design is achieved by using pulse width modulation to represent neural activity and a novel technique for manipulating synaptic weights. A multi layer perceptron network built in hardware gives good results for a simple classification task.<
>