Novel analogue CMOS defuzzification circuit technique

A novel analogue CMOS circuit technique for performing defuzzification is proposed, operating in current mode. This can thus be used in conjunction with existing current mode-based fuzzy processing circuits. The defuzzification method is based on the Normalisation Locked Loop (NLL) method, with improvements to allow the processing of triangular membership functions whilst ensuring that relative rule weights are preserved. The membership function and scaling operations are implemented using a squaring circuit proposed by Bult & Wallinga (1987).<
>