A test structure for transferring timing setup between digital IC testers

A test structure is designed in order to investigate an original procedure for accurately reproducing on a target automatic test equipment (ATE) for digital ICs the same timing setup used by a source ATE. The aim is to settle manufacturer/customer contestations. Implementation in a 2.4- mu m CMOS technology is reported, together with preliminary experimental results.<
>