Design of multiple-valued linear digital circuits for highly parallel unary operations | IEEE Conference Publication | IEEE Xplore