VLSI design of rate 2/3 Viterbi decoders | IET Conference Publication | IEEE Xplore