Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory | IEEE Journals & Magazine | IEEE Xplore