Symbolic model checking for sequential circuit verification | IEEE Journals & Magazine | IEEE Xplore