Early wirability checking and 2D congestion-driven circuit placement

An effective congestion-driven placement algorithm that uses initial global routing model for congestion analysis and optimization is proposed. The approach has been used for rescuing many difficult chip designs when intensive rip-up and remote technique could not complete the wiring. It is demonstrated that the congestion cost evaluation step of the algorithm can be used as an accurate early wirability checking utility.<
>