Using high level design models for generation of test vectors

A description of a method using high-level design simulation that allows the use of functional timing simulations for test vector generation, while observing tester timing requirements is described. This method gives the designer the option of rapidly converting the design verification simulation modules in order to generate test vectors to the timing requirements of the targeted tester.<
>