A parallel BDD engine for logic verification

The use of binary decision diagrams (BDDs) for logic verification in a multiprocessing environment is described. A BDD engine, implemented as an array of transputers, is used as an accelerator for the NODEN suite of logic verification software. The efficiency of the parallel processing scheme was tested by constructing the BDD representation of a simple arithmetic logic unit (ALU) circuit.<
>