An analysis and design of an optimal programmable analog CMOS synapse

Reports on a project to develop an optimally sized programmable analog CMOS synapse cell library which is readily available for the construction of a high-density VLSI neural network. A set of optimal design equations is derived from standard CMOS equations. The derivation of the design equations and the evaluation of the size (silicon area) and performance of the synapse cell are discussed.<
>