VLSI implementation of single chip JPEG codec

This paper describes a single chip solution of the JPEG standard's baseline system. A VLSI architecture is proposed to get better trade-off between chip size and performance. The IC is implemented in a 1.0 mu m CMOS process with a die size of 11.2*10.8 mm/sup 2/.<
>