TUTCA configurable logic cell array architecture

A processor array architecture based on dynamically configurable logic cell array is designed to contain an 8*8 array of processing units. This array is expandable to construct larger arrays by combining chips together in a matrix. The configuration data for the processing units is loaded parallel into an internal configuration RAM to enable quick reconfiguration for a new task.<>