Experimental studies of metastability behaviors of sub-micron CMOS ASIC flip flops

The author describes the experiment for characterizing metastability performances of sub-micron gate array and cell-based CMOS ASIC flip flops. Basic metastability theory, metastability test circuit, software (flow charts) and hardware set up are discussed. Analyzed experimental results are compared with other technologies.<
>