Parallel implementations of discrete relaxation technique on fixed size processor arrays | IEEE Conference Publication | IEEE Xplore