Circuit technologies for a 12 ns 4 Mb TTL BiCMOS DRAM at 3.3 V operation | IEEE Conference Publication | IEEE Xplore