Logic decomposition for programmable gate arrays

In this paper an effective decomposition algorithm for mapping of logic functions onto FPGAs is proposed. The algorithm exploits the symbolic decomposition concept to find FPGA based implementation with a minimal number of CLBs. Experimental results of the presented method are provided and compared to other similar tools.<
>