Modeling and analysis of vias in multilayered integrated circuits | IEEE Journals & Magazine | IEEE Xplore